

# Compal Confidential

## ZAWBA/ZAWBB DIS M/B Schematics Document AMD Beema SOC with DDR3L

AMD Jet LE

2014-03-03

LA-B291P

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-B291P	1.0
				Date:	Monday, March 03, 2014	Sheet 1 of 46

VRAM 1G/2G  
256M16 x 4 (2G)  
128M16 x 4 (1G)

DDR3L

AMD Jet LE  
VRAM 1GB/2GB  
DDR3L x4

PCIe x 4 Gen2

AMD Beema

Memory BUS(DDR3L)

Single Channel

1.35V DDR3L 1600MHz

204pin DDR3L SO-DIMM X2  
BANK 0, 1, 2

eDP Conn.

HDMI Conn.

CRT Conn.

GPP0

GPP2

GPP1

Card Reader  
Realtek  
RTS5229

NGFF  
(WLAN/BT)

LAN 10/100/1G  
Realtek  
8111G/8106E

Transformer  
RJ45

SPI ROM (8MB)

Nuvoton  
NPCE288NB0DX

Int.KBD

Touch Pad

Thermal Sensor

AMD FT3b APU  
BGA 769-balls

USB

USB2.0

Port 3

Port 5

Port 1

Port 0

USB

MB  
3.0 Conn. LP1

Port 8

Port 9

Port 7

HDA

USB3.0

SATA

HD Audio

Gen3 Port 0

Port 1

HDD  
Conn.

ODD  
Conn.

Audio  
Realtek  
ALC233VB

Int. MIC

Int. Speaker Conn.

Audio Combo Jacks  
In IO/B

14" Sub-borad

15" Sub-borad

IO/B  
USB2.0 x 1  
Combo Jack  
Novo button

LED/B

14" Power/B

IO/B  
USB2.0 x 1  
Combo Jack  
Novo button

ODD/B

LED/B

Battery/B

15" Power/B

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B291P	Rev 1.0
				Date	Monday, March 03, 2014	Sheet 2 of 46

## Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+VDDCI	0.95-1.2V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.8VALW	1.8V always on power rail	ON	ON	ON*
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+0.95VALW	0.95V always on power rail	ON	OFF	OFF
+0.95VS	0.95V switched power rail	ON	OFF	OFF
+1.35V	1.35V power rail for APU and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+3VGS	3.3V switched power rail for VGA	ON	OFF	OFF
+1.8VGS	1.8V switched power rail for VGA	ON	OFF	OFF
+1.35VGS	1.35V switched power rail for VGA	ON	OFF	OFF
+0.95VGS	0.95V switched power rail for VGA	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTC_APU	RTC power	ON	ON	ON
+0.675VS	0.675V switched power rail for DDR terminator	ON	OFF	OFF

## BOARD ID Table

Board ID	PCB Revision
0	MP
1	PVT
2	DVT
3	EVT
4	
5	
6	
7	

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
R1562	100K +/- 5%			
Board ID	R1564	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

STATE	SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	ON	OFF	OFF	OFF

## USB OC MAPPING

OC#	USB Port
0	USB20 port0
1	USB20 port1,2,8,9
2	
3	

## BOM Structure Table

BOM Structure	BTO Item
45@	for HDMI Logo
14@	for 14" component
15@	for 15" component
B5@	15W 2.4GHz BGA APU
B4@	15W 1.8GHz BGA APU
B3@	15W 1.5GHz BGA APU
B2@	10W 1.5GHz BGA APU
B1@	10W 1.35GHz BGA APU
UMA@	UMA part
PX@	Common VGA circuit
JET@	Jet LE GPU
TOPAZ@	Topaz XT GPU
CMOS@	CMOS Camera part
HDMI@	HDMI part
8106ELDO@	Realtek RTL8106E with LDO mode
8106ESW@	Realtek RTL8106E with SWR mode
8111GLDO@	Realtek RTL8111G with LDO mode
8111GSW@	Realtek RTL8111G with SWR mode
TS@	Touch Screen
ZODD@	Zero Power ODD part
NOZODD@	Non-Zero Power ODD part
CHG@	USB Charger function
NOCHG@	Non-USB Charger function
FHD@	Full HD Panel
DR@	VRAM Dual Rank
SR@	VRAM Single Rank
USB2@	USB 2.0
USB3@	USB 3.0
233VB@	Realtek ALC233-VB Audio IC
ME@	ME part
EMIP@	EMI pop component
EMIU@	EMI Un pop component
ESDP@	ESD pop component
ESDU@	ESD Un pop component
GIGAEMIP@	EMI Un pop for LAN GIGA function
@	Unpop

## SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	FCH	APU	RTD2132
SMB_EC_CK1 SMB_EC_DA1	288N +3VALW	X	V +3VALW	X	X	X	X	X	X	X
APU_SCLK0 APU_SDATA0	APU +3VS	X	X	X	V +3VS	V +3VS	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	288N +3VS	V +3VS	X	X	X	X	V +3VS	X	V +3VS	X

## APU PCIE PORT LIST

Port	Device
0	Card Reader
1	LAN
2	WLAN
3	

## USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
		0	Touch Screen
		1	RIGHT USB
		2	
		3	Camera
		4	
		5	WLAN/BT Combo
		6	
		7	Finger Print
	XHCI	0	LEFT USB3.0
		1	LEFT USB3.0

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	Thermal Sensor	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			VGA Internal Thermal	1000 001X b	82H

## APU SM Bus address

Device	Address	HEX
DDR DIMM1	1010 000Xb	A0H
DDR DIMM2	1010 001Xb	A2H

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	NOTES LIST	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B291P	Rev 1.0
				Date	Monday, March 03, 2014	Sheet 3 of 46

Jet LE VRAM STRAP

X76@

X76@

1GBytes

1GBytes

1GBytes

2GBytes

2GBytes

2GBytes

2GBytes

1GBytes

	Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
ZZZ09 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K
ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K
ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K
ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K
ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K
ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K
ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K
ZZZ16 JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

Power-Up/Down Sequence

"Jet" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- It is recommended that the 3.3-V rail ramp up first.
- It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
- The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as  $\leq 50\text{mV/us}$ )
- VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

VDDR3(+3VGS)

PCIE\_VDDC(+0.95VGS)

VDDR1(+1.35VGS)

VDDC/VDDCI(+VGA\_CORE)

VDD\_CT(+1.8VGS)


PERSTb


REFCLK


Straps Reset

Straps Valid

Global ASIC Reset











The diagram illustrates the power plane connections for the VDDCR\_CPU. A red line representing the +APU\_CORE supply enters from the top left and connects to a network of capacitors and inductors. The components are labeled as follows:

- Capacitors (C):**
  - C1190: 80P, 0402, 50V6U7
  - C1189: 0402, 5.33V6K
  - C1188: 0402, 5.33V6K
  - C1187: 0402, 5.33V6K
  - C1186: 0402, 5.33V6K
  - C1185: 0402, 5.33V6K
  - C1184: 0402, 5.33V6K
  - C1183: 0402, 5.33V6K
  - C1182: 0402, 5.33V6K
  - C1181: 0402, 5.33V6K
  - C1179: 0402, 5.33V6K
- Inductors (L):**
  - L1183: 0402, 5.33V6K
  - L1182: 0402, 5.33V6K
  - L1181: 0402, 5.33V6K
  - L1180: 0402, 5.33V6K
  - L1179: 0402, 5.33V6K

The components are arranged in a grid-like fashion, with the +APU\_CORE supply line running horizontally across the top and the components connected to it. The ground connection is shown at the bottom right.

+RTCBATT\_R

W=20mil

R93

1 2

10K 0402 5%

C1365



0.22u\_0402\_10V6K

CLRP1 @

Need OPEN

for Clear CMOS

+RTCBATT 需過 LDO 轉 1.5V, 20130930 added

[illegible]


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	FT3 PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Rev
				Document Number	1.0
				LA-B291P	
Date: Monday, March 03, 2014				Sheet	8 of 46




# JDIMM2 Reverse Type Near CPU

DDRAB\_SDQ[0..63] <10,5>  
DDRAB\_SDM[0..7] <10,5>  
DDRAB\_SMA[0..15] <10,5>

+1.35V/+0.675VS OF DIMM1



VREF for DIMM1,2





DIMM\_A H:4mm  
<Address: 00>

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-B291P
				Rev 1.0
				Date: Monday, March 03, 2014
				Sheet 9 of 46

# JDIMM1 Standard Type Near User


DDRAB\_SDQ[0..63] DDRAB\_SDQ[0..63] <5.9>  
DDRAB\_SDM[0..7] DDRAB\_SDM[0..7] <5.9>  
DDRAB\_SMA[0..15] DDRAB\_SMA[0..15] <5.9>

+1.35V/+0.675VS OF DIMM2




DIMM\_B H:4mm  
<Address: 10>

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/03/03		Deciphered Date		2015/03/03		Title	
								DDR3 SODIMM-II Socket	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						Custom		1.0	
						LA-B291P			
Date:						Monday, March 03, 2014		Sheet 10 of 46	




No Use GPU Display Port outpd






**+1.35VS to +1.35VGS**




**+1.8VALW TO +1.8VGS**  
**+0.95VALW TO +0.95VGS**  
**Load switch**



added on 9/28



**+3VS to +3VS\_VGA**



**No Use GPU Display Port output**



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	JET/TOPAL(3/5) PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size   Document Number	LA-B291P
				Customer	
				Date	Monday, March 03, 2014
				Sheet	13 of 46


<b>+VGA_CORE</b>	10uF	2.2uF	1uF	0.1uF
VDDC	TBD	7	16	4
VDDCI	3.5A			

<b>+0.95VGS</b>	10uF	1uF	0.1uF	
PCIE_PVDD	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

<b>+1.35VGS</b>	10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	5

<b>+1.8VGS</b>	10uF	1uF	0.1uF	
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR	1	1	0	
+DP_VDDC	0	1	1	

<b>+3VGS</b>	10uF	1uF	0.1uF	
VDDR3	25mA	0	1	0




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	JET/TOPAL(4/5)_PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Size	Document Number	LA-B291P			Date
Custom					Monday, March 03, 2014
		Sheet	14	of	46








DDR3L Memory Channel Rank 0:A1




SINGLE RANK:RV139,RV140 install 40.2 ohm(SR@)  
DUAL RANK:RV139,RV140 install 80.6 ohm(DR@)








Title Reserved			
Size A	Document Number LA-B291P		Rev 1.0
Date:	Monday, March 03, 2014	Sheet	19 of 46





## LCD POWER CIRCUIT



## CMOS Camera





**VGA LCD/PANEL BD. Conn.**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	EDP CONN / Camera
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B291P
				Date	Monday, March 03, 2014



U25 have embeded ESD protection, and place it near CRT connector.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B291P	1.0
Date: Monday, March 03, 2014				Sheet	21 of 46




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	HDMI CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B291P	1.0
Date:				Monday, March 03, 2014	Sheet	22 of 46



ODD




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title		HDD/ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0	
				LA-B291P			
Date: Monday, March 03, 2014				Sheet	23	of	46




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	NGFF WLAN/BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-B291P	1.0
Date:				Monday, March 03, 2014	Sheet	24 of 46




### 3 Channel



REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"





## 2 Channel




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	EMC1403-2/FAN/Screw Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 1.0
				LA-B291P		
Date: Monday, March 03, 2014				Sheet 25 of 46		



## For Debug



## KB For B15



## KB For B14/E14




## For B15/E14 TP module(100\*50)

1	1	VCC
2	2	CLK
3	3	DAT
4	4	GND
5	5	L
6	6	R

## For B14 TP module(84\*42)

6	1	VCC
5	2	CLK
4	3	DAT
3	4	GND
2	5	L
1	6	R



## Battery (Amber) (B14/B15/E14)





## CHG (Green) (B14/B15/E14)




## HDD (Green) (B14/B15/E14)




## DC-In LED (Green) (B14/B15/E14)




Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2014/03/03	Deciphered Date	2015/03/03
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size C	Document Number
		Date:	Monday, March 03, 2014
		Sheet	26 of 46




Finger Print



USB2.0\_Port




ESD




USB3.0\_Port

ESD protection needs to be placed near connector side



Place TX AC coupling Cap (C843~C850), Close to connector




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B291P
				Rev 1.0
				Date: Monday, March 03, 2014 Sheet 28 of 46












**+5VALW TO +5VS**  
**+3VALW TO +3VS**  
**Load switch**





**+1.8VALW TO +1.8VS**  
**+0.95VALW TO +0.95VS**  
**Load switch**



**+1.5VS discharge circuit only for Beema**  
**only 1.5VS from PWR**



**only for Beema**



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/03		Deciphered Date		2015/03/03		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DC Interface			
								Document Number		Rev	
								LA-B291P		1.0	
								Date		Sheet	
		Monday, March 03, 2014		32		of		46			








# Module model information

SY8208B\_V2.mdd

EN1 and EN2 don't floating

Change 3V5V\_EN to 3VALW\_EN

ENLDO\_3V5V




<27> EC\_ON

<27> VCOUT0\_MAIN\_PWR\_ON

<34> MOS\_OTP

EN1 and EN2 don't floating



# Module model information

SY8208C\_V2.mdd

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/03				Title			
				Deciphered Date				PWR- 3VALW/5VALW-SY8208B/C			
								Document Number			
								LA-B291P			
								Date			
								Monday, March 03, 2014			
								Sheet			
								36 of 46			




# Module model information

RT8207M\_V1.mdd For Single layer  
RT8207M\_V2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.  
If you have +1.35V and +0.675V sequence question,  
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%  
TDC 0.7A  
Peak Current 1A




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	PWR+1.35VP/ +0.675VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	
				Date:	Monday, March 03, 2014
				Sheet	37 of 46

# Module model information


SY8208D\_V2.mdd

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	PWR- +0.95VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Monday, March 03, 2014
				Sheet	38 of 46

SY8003\_V2.mdd



Ultra Low Dropout 0.23V(typical) at 3A Output Current

model information  
V2.mdd



$V_{out} = 0.8V * (1 + R_{up}/R_{down})$

$$V_{out} = 0.8V * (1 + R_{up}/R_{down})$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Title	PWR- +1.8VALW/ +1.5VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	LA-B291P
Date:		Monday, March 03, 2014		Sheet	39 of 46




Module information  
ISL62771\_V1A.mdd for IC portion  
ISL62771\_V1B.mdd for SW portion



+VGA\_CORE  
AMD JET LE  
TDC 26A  
EDC 30A





MODEL NAME:  
PCB NAME:  
REVISION:  
DATE: 2014/03/03

COMPAL CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/03	Deciphered Date	2015/03/03	Power Sequence Block	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEAD CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B291P
				Date:	Monday, March 03, 2014
				Sheet	43 of 46

[www.s-manuals.com](http://www.s-manuals.com)